summaryrefslogtreecommitdiff
path: root/snd-alpx/core/generic/5.14
diff options
context:
space:
mode:
Diffstat (limited to 'snd-alpx/core/generic/5.14')
-rw-r--r--snd-alpx/core/generic/5.14/internal.h340
-rw-r--r--snd-alpx/core/generic/5.14/regmap-mmio.c636
2 files changed, 0 insertions, 976 deletions
diff --git a/snd-alpx/core/generic/5.14/internal.h b/snd-alpx/core/generic/5.14/internal.h
deleted file mode 100644
index 37dfbdf..0000000
--- a/snd-alpx/core/generic/5.14/internal.h
+++ /dev/null
@@ -1,340 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0 */
-/*
- * Register map access API internal header
- *
- * Copyright 2011 Wolfson Microelectronics plc
- *
- * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
- */
-
-#ifndef _REGMAP_INTERNAL_H
-#define _REGMAP_INTERNAL_H
-
-#include <linux/device.h>
-#include <linux/regmap.h>
-#include <linux/fs.h>
-#include <linux/list.h>
-#include <linux/wait.h>
-
-struct regmap;
-struct regcache_ops;
-
-struct regmap_debugfs_off_cache {
- struct list_head list;
- off_t min;
- off_t max;
- unsigned int base_reg;
- unsigned int max_reg;
-};
-
-struct regmap_format {
- size_t buf_size;
- size_t reg_bytes;
- size_t pad_bytes;
- size_t val_bytes;
- s8 reg_shift;
- void (*format_write)(struct regmap *map,
- unsigned int reg, unsigned int val);
- void (*format_reg)(void *buf, unsigned int reg, unsigned int shift);
- void (*format_val)(void *buf, unsigned int val, unsigned int shift);
- unsigned int (*parse_val)(const void *buf);
- void (*parse_inplace)(void *buf);
-};
-
-struct regmap_async {
- struct list_head list;
- struct regmap *map;
- void *work_buf;
-};
-
-struct regmap {
- union {
- struct mutex mutex;
- struct {
- spinlock_t spinlock;
- unsigned long spinlock_flags;
- };
- struct {
- raw_spinlock_t raw_spinlock;
- unsigned long raw_spinlock_flags;
- };
- };
- regmap_lock lock;
- regmap_unlock unlock;
- void *lock_arg; /* This is passed to lock/unlock functions */
- gfp_t alloc_flags;
- unsigned int reg_base;
-
- struct device *dev; /* Device we do I/O on */
- void *work_buf; /* Scratch buffer used to format I/O */
- struct regmap_format format; /* Buffer format */
- const struct regmap_bus *bus;
- void *bus_context;
- const char *name;
-
- bool async;
- spinlock_t async_lock;
- wait_queue_head_t async_waitq;
- struct list_head async_list;
- struct list_head async_free;
- int async_ret;
-
-#ifdef CONFIG_DEBUG_FS
- bool debugfs_disable;
- struct dentry *debugfs;
- const char *debugfs_name;
-
- unsigned int debugfs_reg_len;
- unsigned int debugfs_val_len;
- unsigned int debugfs_tot_len;
-
- struct list_head debugfs_off_cache;
- struct mutex cache_lock;
-#endif
-
- unsigned int max_register;
- bool (*writeable_reg)(struct device *dev, unsigned int reg);
- bool (*readable_reg)(struct device *dev, unsigned int reg);
- bool (*volatile_reg)(struct device *dev, unsigned int reg);
- bool (*precious_reg)(struct device *dev, unsigned int reg);
- bool (*writeable_noinc_reg)(struct device *dev, unsigned int reg);
- bool (*readable_noinc_reg)(struct device *dev, unsigned int reg);
- const struct regmap_access_table *wr_table;
- const struct regmap_access_table *rd_table;
- const struct regmap_access_table *volatile_table;
- const struct regmap_access_table *precious_table;
- const struct regmap_access_table *wr_noinc_table;
- const struct regmap_access_table *rd_noinc_table;
-
- int (*reg_read)(void *context, unsigned int reg, unsigned int *val);
- int (*reg_write)(void *context, unsigned int reg, unsigned int val);
- int (*reg_update_bits)(void *context, unsigned int reg,
- unsigned int mask, unsigned int val);
- /* Bulk read/write */
- int (*read)(void *context, const void *reg_buf, size_t reg_size,
- void *val_buf, size_t val_size);
- int (*write)(void *context, const void *data, size_t count);
-
- bool defer_caching;
-
- unsigned long read_flag_mask;
- unsigned long write_flag_mask;
-
- /* number of bits to (left) shift the reg value when formatting*/
- int reg_shift;
- int reg_stride;
- int reg_stride_order;
-
- /* regcache specific members */
- const struct regcache_ops *cache_ops;
- enum regcache_type cache_type;
-
- /* number of bytes in reg_defaults_raw */
- unsigned int cache_size_raw;
- /* number of bytes per word in reg_defaults_raw */
- unsigned int cache_word_size;
- /* number of entries in reg_defaults */
- unsigned int num_reg_defaults;
- /* number of entries in reg_defaults_raw */
- unsigned int num_reg_defaults_raw;
-
- /* if set, only the cache is modified not the HW */
- bool cache_only;
- /* if set, only the HW is modified not the cache */
- bool cache_bypass;
- /* if set, remember to free reg_defaults_raw */
- bool cache_free;
-
- struct reg_default *reg_defaults;
- const void *reg_defaults_raw;
- void *cache;
- /* if set, the cache contains newer data than the HW */
- bool cache_dirty;
- /* if set, the HW registers are known to match map->reg_defaults */
- bool no_sync_defaults;
-
- struct reg_sequence *patch;
- int patch_regs;
-
- /* if set, converts bulk read to single read */
- bool use_single_read;
- /* if set, converts bulk write to single write */
- bool use_single_write;
- /* if set, the device supports multi write mode */
- bool can_multi_write;
-
- /* if set, raw reads/writes are limited to this size */
- size_t max_raw_read;
- size_t max_raw_write;
-
- struct rb_root range_tree;
- void *selector_work_buf; /* Scratch buffer used for selector */
-
- struct hwspinlock *hwlock;
-
- /* if set, the regmap core can sleep */
- bool can_sleep;
-};
-
-struct regcache_ops {
- const char *name;
- enum regcache_type type;
- int (*init)(struct regmap *map);
- int (*exit)(struct regmap *map);
-#ifdef CONFIG_DEBUG_FS
- void (*debugfs_init)(struct regmap *map);
-#endif
- int (*read)(struct regmap *map, unsigned int reg, unsigned int *value);
- int (*write)(struct regmap *map, unsigned int reg, unsigned int value);
- int (*sync)(struct regmap *map, unsigned int min, unsigned int max);
- int (*drop)(struct regmap *map, unsigned int min, unsigned int max);
-};
-
-bool regmap_cached(struct regmap *map, unsigned int reg);
-bool regmap_writeable(struct regmap *map, unsigned int reg);
-bool regmap_readable(struct regmap *map, unsigned int reg);
-bool regmap_volatile(struct regmap *map, unsigned int reg);
-bool regmap_precious(struct regmap *map, unsigned int reg);
-bool regmap_writeable_noinc(struct regmap *map, unsigned int reg);
-bool regmap_readable_noinc(struct regmap *map, unsigned int reg);
-
-int _regmap_write(struct regmap *map, unsigned int reg,
- unsigned int val);
-
-struct regmap_range_node {
- struct rb_node node;
- const char *name;
- struct regmap *map;
-
- unsigned int range_min;
- unsigned int range_max;
-
- unsigned int selector_reg;
- unsigned int selector_mask;
- int selector_shift;
-
- unsigned int window_start;
- unsigned int window_len;
-};
-
-struct regmap_field {
- struct regmap *regmap;
- unsigned int mask;
- /* lsb */
- unsigned int shift;
- unsigned int reg;
-
- unsigned int id_size;
- unsigned int id_offset;
-};
-
-#ifdef CONFIG_DEBUG_FS
-extern void regmap_debugfs_initcall(void);
-extern void regmap_debugfs_init(struct regmap *map);
-extern void regmap_debugfs_exit(struct regmap *map);
-
-static inline void regmap_debugfs_disable(struct regmap *map)
-{
- map->debugfs_disable = true;
-}
-
-#else
-static inline void regmap_debugfs_initcall(void) { }
-static inline void regmap_debugfs_init(struct regmap *map) { }
-static inline void regmap_debugfs_exit(struct regmap *map) { }
-static inline void regmap_debugfs_disable(struct regmap *map) { }
-#endif
-
-/* regcache core declarations */
-int regcache_init(struct regmap *map, const struct regmap_config *config);
-void regcache_exit(struct regmap *map);
-int regcache_read(struct regmap *map,
- unsigned int reg, unsigned int *value);
-int regcache_write(struct regmap *map,
- unsigned int reg, unsigned int value);
-int regcache_sync(struct regmap *map);
-int regcache_sync_block(struct regmap *map, void *block,
- unsigned long *cache_present,
- unsigned int block_base, unsigned int start,
- unsigned int end);
-bool regcache_reg_needs_sync(struct regmap *map, unsigned int reg,
- unsigned int val);
-
-static inline const void *regcache_get_val_addr(struct regmap *map,
- const void *base,
- unsigned int idx)
-{
- return base + (map->cache_word_size * idx);
-}
-
-unsigned int regcache_get_val(struct regmap *map, const void *base,
- unsigned int idx);
-bool regcache_set_val(struct regmap *map, void *base, unsigned int idx,
- unsigned int val);
-int regcache_lookup_reg(struct regmap *map, unsigned int reg);
-int regcache_sync_val(struct regmap *map, unsigned int reg, unsigned int val);
-
-int _regmap_raw_write(struct regmap *map, unsigned int reg,
- const void *val, size_t val_len, bool noinc);
-
-void regmap_async_complete_cb(struct regmap_async *async, int ret);
-
-enum regmap_endian regmap_get_val_endian(struct device *dev,
- const struct regmap_bus *bus,
- const struct regmap_config *config);
-
-extern struct regcache_ops regcache_rbtree_ops;
-extern struct regcache_ops regcache_maple_ops;
-extern struct regcache_ops regcache_flat_ops;
-
-static inline const char *regmap_name(const struct regmap *map)
-{
- if (map->dev)
- return dev_name(map->dev);
-
- return map->name;
-}
-
-static inline unsigned int regmap_get_offset(const struct regmap *map,
- unsigned int index)
-{
- if (map->reg_stride_order >= 0)
- return index << map->reg_stride_order;
- else
- return index * map->reg_stride;
-}
-
-static inline unsigned int regcache_get_index_by_order(const struct regmap *map,
- unsigned int reg)
-{
- return reg >> map->reg_stride_order;
-}
-
-struct regmap_ram_data {
- unsigned int *vals; /* Allocatd by caller */
- bool *read;
- bool *written;
- enum regmap_endian reg_endian;
-};
-
-/*
- * Create a test register map with data stored in RAM, not intended
- * for practical use.
- */
-struct regmap *__regmap_init_ram(const struct regmap_config *config,
- struct regmap_ram_data *data,
- struct lock_class_key *lock_key,
- const char *lock_name);
-
-#define regmap_init_ram(config, data) \
- __regmap_lockdep_wrapper(__regmap_init_ram, #config, config, data)
-
-struct regmap *__regmap_init_raw_ram(const struct regmap_config *config,
- struct regmap_ram_data *data,
- struct lock_class_key *lock_key,
- const char *lock_name);
-
-#define regmap_init_raw_ram(config, data) \
- __regmap_lockdep_wrapper(__regmap_init_raw_ram, #config, config, data)
-
-#endif
diff --git a/snd-alpx/core/generic/5.14/regmap-mmio.c b/snd-alpx/core/generic/5.14/regmap-mmio.c
deleted file mode 100644
index 3ccdd86..0000000
--- a/snd-alpx/core/generic/5.14/regmap-mmio.c
+++ /dev/null
@@ -1,636 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-//
-// Register map access API - MMIO support
-//
-// Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
-
-#include <linux/clk.h>
-#include <linux/err.h>
-#include <linux/io.h>
-#include <linux/module.h>
-#include <linux/regmap.h>
-#include <linux/slab.h>
-#include <linux/swab.h>
-
-#include "internal.h"
-
-struct regmap_mmio_context {
- void __iomem *regs;
- unsigned int val_bytes;
- bool big_endian;
-
- bool attached_clk;
- struct clk *clk;
-
- void (*reg_write)(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val);
- unsigned int (*reg_read)(struct regmap_mmio_context *ctx,
- unsigned int reg);
-};
-
-static int regmap_mmio_regbits_check(size_t reg_bits)
-{
- switch (reg_bits) {
- case 8:
- case 16:
- case 32:
- return 0;
- default:
- return -EINVAL;
- }
-}
-
-static int regmap_mmio_get_min_stride(size_t val_bits)
-{
- int min_stride;
-
- switch (val_bits) {
- case 8:
- /* The core treats 0 as 1 */
- min_stride = 0;
- break;
- case 16:
- min_stride = 2;
- break;
- case 32:
- min_stride = 4;
- break;
- default:
- return -EINVAL;
- }
-
- return min_stride;
-}
-
-static void regmap_mmio_write8(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writeb(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write8_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writeb_relaxed(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_iowrite8(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val)
-{
- iowrite8(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write16le(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writew(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write16le_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writew_relaxed(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_iowrite16le(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val)
-{
- iowrite16(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write16be(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writew(swab16(val), ctx->regs + reg);
-}
-
-static void regmap_mmio_iowrite16be(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val)
-{
- iowrite16be(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write32le(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writel(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write32le_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writel_relaxed(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_iowrite32le(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val)
-{
- iowrite32(val, ctx->regs + reg);
-}
-
-static void regmap_mmio_write32be(struct regmap_mmio_context *ctx,
- unsigned int reg,
- unsigned int val)
-{
- writel(swab32(val), ctx->regs + reg);
-}
-
-static void regmap_mmio_iowrite32be(struct regmap_mmio_context *ctx,
- unsigned int reg, unsigned int val)
-{
- iowrite32be(val, ctx->regs + reg);
-}
-
-static int regmap_mmio_write(void *context, unsigned int reg, unsigned int val)
-{
- struct regmap_mmio_context *ctx = context;
- int ret;
-
- if (!IS_ERR(ctx->clk)) {
- ret = clk_enable(ctx->clk);
- if (ret < 0)
- return ret;
- }
-
- ctx->reg_write(ctx, reg, val);
-
- if (!IS_ERR(ctx->clk))
- clk_disable(ctx->clk);
-
- return 0;
-}
-
-static int regmap_mmio_noinc_write(void *context, unsigned int reg,
- const void *val, size_t val_count)
-{
- struct regmap_mmio_context *ctx = context;
- int ret = 0;
- int i;
-
- if (!IS_ERR(ctx->clk)) {
- ret = clk_enable(ctx->clk);
- if (ret < 0)
- return ret;
- }
-
- /*
- * There are no native, assembly-optimized write single register
- * operations for big endian, so fall back to emulation if this
- * is needed. (Single bytes are fine, they are not affected by
- * endianness.)
- */
- if (ctx->big_endian && (ctx->val_bytes > 1)) {
- switch (ctx->val_bytes) {
- case 2:
- {
- const u16 *valp = (const u16 *)val;
- for (i = 0; i < val_count; i++)
- writew(swab16(valp[i]), ctx->regs + reg);
- goto out_clk;
- }
- case 4:
- {
- const u32 *valp = (const u32 *)val;
- for (i = 0; i < val_count; i++)
- writel(swab32(valp[i]), ctx->regs + reg);
- goto out_clk;
- }
-#ifdef CONFIG_64BIT
- case 8:
- {
- const u64 *valp = (const u64 *)val;
- for (i = 0; i < val_count; i++)
- writeq(swab64(valp[i]), ctx->regs + reg);
- goto out_clk;
- }
-#endif
- default:
- ret = -EINVAL;
- goto out_clk;
- }
- }
-
- switch (ctx->val_bytes) {
- case 1:
- writesb(ctx->regs + reg, (const u8 *)val, val_count);
- break;
- case 2:
- writesw(ctx->regs + reg, (const u16 *)val, val_count);
- break;
- case 4:
- writesl(ctx->regs + reg, (const u32 *)val, val_count);
- break;
-#ifdef CONFIG_64BIT
- case 8:
- writesq(ctx->regs + reg, (const u64 *)val, val_count);
- break;
-#endif
- default:
- ret = -EINVAL;
- break;
- }
-
-out_clk:
- if (!IS_ERR(ctx->clk))
- clk_disable(ctx->clk);
-
- return ret;
-}
-
-static unsigned int regmap_mmio_read8(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readb(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read8_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readb_relaxed(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_ioread8(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return ioread8(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read16le(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readw(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read16le_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readw_relaxed(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_ioread16le(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return ioread16(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read16be(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return swab16(readw(ctx->regs + reg));
-}
-
-static unsigned int regmap_mmio_ioread16be(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return ioread16be(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read32le(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readl(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read32le_relaxed(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return readl_relaxed(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_ioread32le(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return ioread32(ctx->regs + reg);
-}
-
-static unsigned int regmap_mmio_read32be(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return swab32(readl(ctx->regs + reg));
-}
-
-static unsigned int regmap_mmio_ioread32be(struct regmap_mmio_context *ctx,
- unsigned int reg)
-{
- return ioread32be(ctx->regs + reg);
-}
-
-static int regmap_mmio_read(void *context, unsigned int reg, unsigned int *val)
-{
- struct regmap_mmio_context *ctx = context;
- int ret;
-
- if (!IS_ERR(ctx->clk)) {
- ret = clk_enable(ctx->clk);
- if (ret < 0)
- return ret;
- }
-
- *val = ctx->reg_read(ctx, reg);
-
- if (!IS_ERR(ctx->clk))
- clk_disable(ctx->clk);
-
- return 0;
-}
-
-static int regmap_mmio_noinc_read(void *context, unsigned int reg,
- void *val, size_t val_count)
-{
- struct regmap_mmio_context *ctx = context;
- int ret = 0;
-
- if (!IS_ERR(ctx->clk)) {
- ret = clk_enable(ctx->clk);
- if (ret < 0)
- return ret;
- }
-
- switch (ctx->val_bytes) {
- case 1:
- readsb(ctx->regs + reg, (u8 *)val, val_count);
- break;
- case 2:
- readsw(ctx->regs + reg, (u16 *)val, val_count);
- break;
- case 4:
- readsl(ctx->regs + reg, (u32 *)val, val_count);
- break;
-#ifdef CONFIG_64BIT
- case 8:
- readsq(ctx->regs + reg, (u64 *)val, val_count);
- break;
-#endif
- default:
- ret = -EINVAL;
- goto out_clk;
- }
-
- /*
- * There are no native, assembly-optimized write single register
- * operations for big endian, so fall back to emulation if this
- * is needed. (Single bytes are fine, they are not affected by
- * endianness.)
- */
- if (ctx->big_endian && (ctx->val_bytes > 1)) {
- switch (ctx->val_bytes) {
- case 2:
- swab16_array(val, val_count);
- break;
- case 4:
- swab32_array(val, val_count);
- break;
-#ifdef CONFIG_64BIT
- case 8:
- swab64_array(val, val_count);
- break;
-#endif
- default:
- ret = -EINVAL;
- break;
- }
- }
-
-out_clk:
- if (!IS_ERR(ctx->clk))
- clk_disable(ctx->clk);
-
- return ret;
-}
-
-
-static void regmap_mmio_free_context(void *context)
-{
- struct regmap_mmio_context *ctx = context;
-
- if (!IS_ERR(ctx->clk)) {
- clk_unprepare(ctx->clk);
- if (!ctx->attached_clk)
- clk_put(ctx->clk);
- }
- kfree(context);
-}
-
-static const struct regmap_bus regmap_mmio = {
- .fast_io = true,
- .reg_write = regmap_mmio_write,
- .reg_read = regmap_mmio_read,
- .reg_noinc_write = regmap_mmio_noinc_write,
- .reg_noinc_read = regmap_mmio_noinc_read,
- .free_context = regmap_mmio_free_context,
- .val_format_endian_default = REGMAP_ENDIAN_LITTLE,
-};
-
-static struct regmap_mmio_context *regmap_mmio_gen_context(struct device *dev,
- const char *clk_id,
- void __iomem *regs,
- const struct regmap_config *config)
-{
- struct regmap_mmio_context *ctx;
- int min_stride;
- int ret;
-
- ret = regmap_mmio_regbits_check(config->reg_bits);
- if (ret)
- return ERR_PTR(ret);
-
- if (config->pad_bits)
- return ERR_PTR(-EINVAL);
-
- min_stride = regmap_mmio_get_min_stride(config->val_bits);
- if (min_stride < 0)
- return ERR_PTR(min_stride);
-
- if (config->reg_stride < min_stride)
- return ERR_PTR(-EINVAL);
-
- if (config->use_relaxed_mmio && config->io_port)
- return ERR_PTR(-EINVAL);
-
- ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
- if (!ctx)
- return ERR_PTR(-ENOMEM);
-
- ctx->regs = regs;
- ctx->val_bytes = config->val_bits / 8;
- ctx->clk = ERR_PTR(-ENODEV);
-
- switch (regmap_get_val_endian(dev, &regmap_mmio, config)) {
- case REGMAP_ENDIAN_DEFAULT:
- case REGMAP_ENDIAN_LITTLE:
-#ifdef __LITTLE_ENDIAN
- case REGMAP_ENDIAN_NATIVE:
-#endif
- switch (config->val_bits) {
- case 8:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread8;
- ctx->reg_write = regmap_mmio_iowrite8;
- } else if (config->use_relaxed_mmio) {
- ctx->reg_read = regmap_mmio_read8_relaxed;
- ctx->reg_write = regmap_mmio_write8_relaxed;
- } else {
- ctx->reg_read = regmap_mmio_read8;
- ctx->reg_write = regmap_mmio_write8;
- }
- break;
- case 16:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread16le;
- ctx->reg_write = regmap_mmio_iowrite16le;
- } else if (config->use_relaxed_mmio) {
- ctx->reg_read = regmap_mmio_read16le_relaxed;
- ctx->reg_write = regmap_mmio_write16le_relaxed;
- } else {
- ctx->reg_read = regmap_mmio_read16le;
- ctx->reg_write = regmap_mmio_write16le;
- }
- break;
- case 32:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread32le;
- ctx->reg_write = regmap_mmio_iowrite32le;
- } else if (config->use_relaxed_mmio) {
- ctx->reg_read = regmap_mmio_read32le_relaxed;
- ctx->reg_write = regmap_mmio_write32le_relaxed;
- } else {
- ctx->reg_read = regmap_mmio_read32le;
- ctx->reg_write = regmap_mmio_write32le;
- }
- break;
- default:
- ret = -EINVAL;
- goto err_free;
- }
- break;
- case REGMAP_ENDIAN_BIG:
-#ifdef __BIG_ENDIAN
- case REGMAP_ENDIAN_NATIVE:
-#endif
- ctx->big_endian = true;
- switch (config->val_bits) {
- case 8:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread8;
- ctx->reg_write = regmap_mmio_iowrite8;
- } else {
- ctx->reg_read = regmap_mmio_read8;
- ctx->reg_write = regmap_mmio_write8;
- }
- break;
- case 16:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread16be;
- ctx->reg_write = regmap_mmio_iowrite16be;
- } else {
- ctx->reg_read = regmap_mmio_read16be;
- ctx->reg_write = regmap_mmio_write16be;
- }
- break;
- case 32:
- if (config->io_port) {
- ctx->reg_read = regmap_mmio_ioread32be;
- ctx->reg_write = regmap_mmio_iowrite32be;
- } else {
- ctx->reg_read = regmap_mmio_read32be;
- ctx->reg_write = regmap_mmio_write32be;
- }
- break;
- default:
- ret = -EINVAL;
- goto err_free;
- }
- break;
- default:
- ret = -EINVAL;
- goto err_free;
- }
-
- if (clk_id == NULL)
- return ctx;
-
- ctx->clk = clk_get(dev, clk_id);
- if (IS_ERR(ctx->clk)) {
- ret = PTR_ERR(ctx->clk);
- goto err_free;
- }
-
- ret = clk_prepare(ctx->clk);
- if (ret < 0) {
- clk_put(ctx->clk);
- goto err_free;
- }
-
- return ctx;
-
-err_free:
- kfree(ctx);
-
- return ERR_PTR(ret);
-}
-
-struct regmap *__regmap_init_mmio_clk(struct device *dev, const char *clk_id,
- void __iomem *regs,
- const struct regmap_config *config,
- struct lock_class_key *lock_key,
- const char *lock_name)
-{
- struct regmap_mmio_context *ctx;
-
- ctx = regmap_mmio_gen_context(dev, clk_id, regs, config);
- if (IS_ERR(ctx))
- return ERR_CAST(ctx);
-
- return __regmap_init(dev, &regmap_mmio, ctx, config,
- lock_key, lock_name);
-}
-EXPORT_SYMBOL_GPL(__regmap_init_mmio_clk);
-
-struct regmap *__devm_regmap_init_mmio_clk(struct device *dev,
- const char *clk_id,
- void __iomem *regs,
- const struct regmap_config *config,
- struct lock_class_key *lock_key,
- const char *lock_name)
-{
- struct regmap_mmio_context *ctx;
-
- ctx = regmap_mmio_gen_context(dev, clk_id, regs, config);
- if (IS_ERR(ctx))
- return ERR_CAST(ctx);
-
- return __devm_regmap_init(dev, &regmap_mmio, ctx, config,
- lock_key, lock_name);
-}
-EXPORT_SYMBOL_GPL(__devm_regmap_init_mmio_clk);
-
-int regmap_mmio_attach_clk(struct regmap *map, struct clk *clk)
-{
- struct regmap_mmio_context *ctx = map->bus_context;
-
- ctx->clk = clk;
- ctx->attached_clk = true;
-
- return clk_prepare(ctx->clk);
-}
-EXPORT_SYMBOL_GPL(regmap_mmio_attach_clk);
-
-void regmap_mmio_detach_clk(struct regmap *map)
-{
- struct regmap_mmio_context *ctx = map->bus_context;
-
- clk_unprepare(ctx->clk);
-
- ctx->attached_clk = false;
- ctx->clk = NULL;
-}
-EXPORT_SYMBOL_GPL(regmap_mmio_detach_clk);
-
-MODULE_LICENSE("GPL v2");
generated by cgit v0.10.2 at 2025-05-10 18:31:17 (GMT)